A new framework, PlaceReasoner-Beta, tackles macro placement in VLSI physical design by reformulating it as a closed-loop reasoning problem. It uses a multi-agent approach with a vision-language model, geometric verifier, physical verifier, and post-route optimizer to improve layout quality and timing. A benchmark, PlaceReasoner-Bench, is introduced for reproducible evaluation.