A survey of using large language models (LLMs) in hardware design verification, covering areas such as SystemVerilog assertion generation, bug localization, and model checking. Challenges and future directions are discussed, including semantic alignment, integration with deterministic tools, and evaluation of correctness.